

FIG. 1






Fig. 1A

BEST AVAILABLE COPY



# SiRFStar3 Core Major Subsystem

F16.2







Fig. 4  
General Data Flow



F16: 5

**input sample subsystem partitioning**




Fig. 4

## Subsystem 1 Partitioning




Fig. 7

input sample subsystem flow






Fig. 8

**signal processor subsystem partitioning**






FIG. 9



signal processor subsystem flow



## subsystem 2 data flow control





FIG. 11

subsystem 2 data flow control



SS2 Control Flow

Fig. 12





FIG. 13

ss2controlmod interface



SS2 master controller flow - F16.14





FIG. 15


fft subsystem partitioning



Fig. 16



Subsystem 3 Functional Flow







Fig. 18

Subsystem 3 Control Flow

Fig. 19



FFT Controller Flow




Fig. 20

fft subsystem flow





Fig. 21

FFT controller

FFT Controller Flow


ss3 master control



note: @ in locked mode use direct data  
: available signal from SS2

## SS3 master controller flow

11622



Subsystem2 / FIFO2 / Subsystem3 Flow

Fig. 23









FIG. 24





F16r.26


sequencer subsystem partitioning



Sequencer Module Interface- F16, 27

FIG. 28

# sequencer subsystem flow







Fig. 29

sequencer state machine flow



memory subsystem  
Fig. 30




Fig. 31

fifo1 structure

Note:  
 samp rate      line      mSec  
 16 samp/chip      2 chips/line      512 lines/mSec  
 4 samp/chip      8 chips/line      128 lines/mSec  
 128 lines / block








FIG. 32

# Memory Data Path Flow




F16.33

ss5 arbitration priority




# 1 msec acq / 1/8 msec track mode process flow

FF16.34




# cold start acquisition mode process flow

F16.35




OR



CORRELATOR DATA PATH

Fig. 36





F161.38

FFT Access of Coherent RAM (eg. pdi = 20)

fftMode = 0 {4,8}  
0,2,1,3

Stride=1,

Twiddle Modulo = 4

fftMode = 1 {8,8}  
fftMode = 2 {8,16}  
0,4,2,6  
1,5,3,7

Stride=2,

Twiddle Modulo = 8

fftMode = 3 {16,16}  
fftMode = 4 {16,32}  
0,4,8,c  
1,9,5,d  
2,a,6,e  
3,b,7,f

Stride=4,

TwiddleModulo = 16

fftMode = 5 {20,32}  
10,12,11,13 - may have collisions  
00,08,04,0c  
01,09,05,0d  
02,0a,06,0e  
03,0b,07,0f

Stride=4,

Twiddle Modulo = 16

# FFT - Order Of Data Needed

F16.39



```

twidModSel = 2, modulo 16 :
    twiddled position = (  tlTwid[3:2]  ^  tlTwid[1:0]  ^  tapPosition[1:0] )
    twiddleSel       = (  tlTwid[3:2]  ^  tlTwid[1:0] )


twidModSel = 1, modulo 8 :
    twiddled position = ( (1'b0, tlTwid[2]) ^ tlTwid[1:0] ^ tapPosition[1:0] )
    twiddleSel       = ( (1'b0, tlTwid[2]) ^ tlTwid[1:0] )


twidModSel = 0, modulo 4 :
    twiddled position = ( (1'b0, 1'b0) ^ tlTwid[1:0] ^ tapPosition[1:0] )
    twiddleSel       = ( (1'b0, 1'b0) ^ tlTwid[1:0] )

```

## Coherent RAM Input Twiddle Select


F (6).40






## Twiddle Mux Implementation

-- F | 6. 42




## FIFO2 Output Address Generation

43



FFT Address Twiddling

Fig. 44






FIGURE 4b




Figure 47






Figure 48





FIGURE 49

Figure 50







FIGURE 5.1

Figure 52






FIGURE 53A




FIGURE 53B




FIGURE 54A






FIGURE 54B

Figure 55





Figure 56






FIGURE 57A





FIGURE 573

Figure 58






FIGURE 59A




FIGURE 59B



Figure 60





Figure 6.1






FIGURE 62

RAM\_CTL: (address = 0xC0000000)

63-1500  
↓

	R	R	R	R	R	R	R	RW
Reset value	0	0	0	0	0	0	0	0
	-	-	-	-	-		-	

	RW	RW	RW	RW	RW	RW	RW	RW
Reset value	0	0	0	0	0	0	0	0
		SWI_ENB	MAP_BLK[2]	MAP_BLK[1]	MAP_BLK[0]	DSP64K_ MAP_ENB	EN_CPU_WAB	EN_CPU_RAB

Figure 63

RAM\_STA: (address = 0xC0000004)

64-1600  
↓

	R	R	R	R	R	R	R	R
Reset value	0	0	0	0	0	0	0	0
	-	-	-	-	-	-	-	-

	R	R	R	R	R	R	RW	RW
Reset value	0	0	0	0	0	0	0	0
	-	-	-	-	-	-	CPUW VIO	CPUR VIO

Figure 64

DSP\_ADDR: (address = 0xC0000008)

65-1700  
↓

	R	R	R	R	R	R	R	R
Reset value	0	0	0	0	0	0	0	0
	DSP_ADDR [15]	.	.	.	.	.	.	.

	R	R	R	R	R	R	R	R
Reset value	0	0	0	0	0	0	0	0
	.	.	.	.	.	.	.	DSP_ADDR [0]

Figure 65

Figure

66A

66.1800



Number of 8Kbyte Blocks Mapped	DSP32K_SWI_ENB	DSP64K_MAP_ENB	MAP_BLK[2:0]	DSP Address Range	CPU Normal Mapped SBU2 Address Range	CPU Soft Mapped SBU2 Address Range	CPU Hard Switch ASB Address Range
1	0	0	XXX	0x0000_0000–0x0001_FFFF	0xC020_0000–0xC021_FFFF	NA	NA
	1	X	XXX	0x0000_0000–0x0001_7FFF	0xC021_8000–0xC021_FFFF	NA	0x6001_0000–0x6001_7FFF
	0	1	000	0x0000_0000–0x0001_DFFF	0xC021_E000–0xC021_FFFF	0x6001_0000–0x6001_1FFF	NA
2	0	0	XXX	0x0000_0000–0x0001_FFFF	0xC020_0000–0xC021_FFFF	NA	NA
	1	X	XXX	0x0000_0000–0x0001_7FFF	0xC021_8000–0xC021_FFFF	NA	0x6001_0000–0x6001_7FFF
	0	1	001	0x0000_0000–0x0001_BFFF	0xC021_C000–0xC021_FFFF	0x6001_0000–0x6001_3FFF	NA
3	0	0	XXX	0x0000_0000–0x0001_FFFF	0xC020_0000–0xC021_FFFF	NA	NA
	1	X	XXX	0x0000_0000–0x0001_7FFF	0xC021_8000–0xC021_FFFF	NA	0x6001_0000–0x6001_7FFF
	0	1	010	0x0000_0000–0x0001_9FFF	0xC021_A000–0xC021_FFFF	0x6001_0000–0x6001_5FFF	NA
4	0	0	XXX	0x0001_0000–0x0001_FFFF	0xC020_0000–0xC021_FFFF	NA	NA
	1	X	XXX	0x0000_0000–0x0001_7FFF	0xC021_8000–0xC021_FFFF	NA	0x6001_0000–0x6001_7FFF
	0	1	011	0x0000_0000–0x0001_7FFF	0xC021_8000–0xC021_FFFF	0x6001_0000–0x6001_7FFF	NA
5	0	0	XXX	0x0001_0000–0x0001_FFFF	0xC020_0000–0xC021_FFFF	NA	NA
	1	0	XXX	0x0000_0000–0x0001_7FFF	0xC021_8000–0xC021_FFFF	NA	0x6001_0000–0x6001_7FFF
	1	1	100	0x0000_0000–0x0001_5FFF	0xC021_6000–0xC021_FFFF	0x6001_8000–0x6001_9FFF	0x6001_6000–0x6001_7FFF
	0	1	100	0x0000_0000–0x0001_5FFF	0xC021_6000–0xC021_FFFF	0x6001_0000–0x6001_9FFF	NA
6	0	0	XXX	0x0001_0000–0x0001_FFFF	0xC020_0000–0xC021_FFFF	NA	NA
	1	0	XXX	0x0000_0000–0x0001_7FFF	0xC021_8000–0xC021_FFFF	NA	0x6001_0000–0x6001_7FFF
	1	1	101	0x0000_0000–0x0001_3FFF	0xC021_4000–0xC021_FFFF	0x6001_8000–0x6001_BFFF	0x6001_0000–0x6001_7FFF
	0	1	101	0x0000_0000–0x0001_3FFF	0xC021_4000–0xC021_FFFF	0x6001_0000–0x6001_BFFF	NA
7	0	0	XXX	0x0001_0000–0x0001_FFFF	0xC020_0000–0xC021_FFFF	NA	NA

Number of 8Kbyte Blocks Mapped	DSP32K_SWI_ENB	DSP64K_MAP_ENB	MAP_BLK[2:0]	DSP Address Range	CPU Normal Mapped SBU2 Address Range	CPU Soft Mapped SBU2 Address Range	CPU Hard Switch ASB Address Range
	1	0	XXX	0x0000_0000-0x0001_7FFF	0xC021_8000-0xC021_FFFF	NA	0x6001_0000-0x6001_7FFF
	1	1	110	0x0000_0000-0x0001_1FFF	0xC021_2000-0xC021_FFFF	0x6001_8000-0x6001_DFFF	0x6001_0000-0x6001_7FFF
	0	1	110	0x0000_0000-0x0001_1FFF	0xC021_2000-0xC021_FFFF	0x6001_0000-0x6001_DFFF	NA
8	0	0	XXX	0x0001_0000-0x0001_FFFF	0xC020_0000-0xC021_FFFF	NA	NA
	1	0	XXX	0x0000_0000-0x0001_7FFF	0xC021_8000-0xC021_FFFF	NA	0x6001_0000-0x6001_7FFF
	1	1	111	0x0000_0000-0x0000_FFFF	0xC021_0000-0xC021_FFFF	0x6001_8000-0x6001_EFFF	0x6001_0000-0x6001_7FFF
	0	1	111	0x0000_0000-0x0000_FFFF	0xC021_0000-0xC021_FFFF	0x6001_0000-0x6001_FFFF	NA

Figure

66B

↑  
66-1800






FIG. 67




FIG. 68




FIG. 69




Fig. 70




FIG. 71.

67-  
101






Fig. 72



COARSE ACQUISITION


Fig. 73



HOT START

FIG. 74





TRACK

FIG. 75




Fig. 76





Fig. 77



Underflow

Overflow

F161.78





FIG. 79



F16. 80





Fig. 81










FIG. 83



F16.  
84

SS3 Channel Processing



SS2 Channel Processing

Fig. 85




FIG 86

Semaphores 1<sup>st</sup>  
half:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ncShutOffHW	ss3PhaseAdjustSW	hwIDSW	aidingNCOSW	normASERrorSW	xcorrASERrorSW	xcorrParamLateSW	ncOverflwSW	mOverflwSW	ss3100mudSW	ss3PDIDoneSW	ss3ChDoneSW	ncsCompleteSW	ss3OnSW		

Semaphores 2<sup>nd</sup>  
half:

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
ncShutOffHW	ss3PhaseAdjustHW	hwIDHW	aidingNCOBW	normASERrorHW	xcorrASERrorHW	xcorrParamLateHW	ncOverflwHW	mOverflwHW	ss3100mudHW	ss3PDIDoneHW	ss3ChDoneHW	ncsCompleteHW	ss3Active	ss3OnSS3	ss2OnSS3

Interrupt Enables:  
(MASK)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
enNCSShutOffHW	enSS3PhaseAdjust	enIntrptIDWTL	enIntrptAlding	enIntrptVnormASERror	enIntrptXcorrASERror	enIntrptXcorrParamLate	enIntrptIDNCOverflw	enIntrptIDFFToverflw	enIntrptID100mud	enIntrptIDSS3PDI	enIntrptIDSS3Chandn	enIntrptIDNCSCComplete	enIntrptIDSS3Pause	enIntrptIDSS3On	

48  
F16

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ss2ParamErrorSW			ss2PhaseAdjustSW			ss2AdjEndMssW			ss2XcorrSW			cohsaSW			ffio1OverflwSW	
ss2CbDOneSW																
ss2OnSW																

47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32											
			ss2ParamErrorHW			ss2PhaseAdjustHW			ss2AdjEndMssHW			ss2XcorrHW			cohsaHW		ffio1OverflwHW		ss2CbDneHW		ss2Active		ss3OnSS2		ss3OnSS2	


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
enIntrptIDSS2On			enIntrptIDSS2Xcorr			enIntrptIDCobsat			enIntrptIDFIFO1			enIntrptIDSS2Chandn			enIntrptIDSS2Pause	

<u>HW Controlled</u>	<u>SW Controlled</u>	<u>Enable for stalls</u>
HW SS2 on	SW SS2 On	
HW SS3 on	SW SS3 On	
HW SS2 Active		
HW SS3 Active		
HW set SS2 finished chan	SW clear SS2 finished chan	
HW set SS3 finished chan	SW clear SS3 finished chan	
HW set SS3 pdi done	SW clear SS3 pdi done	ss2 wait
HW FIFO1 overflow	SW clear FIFO1 overflow	ss2 wait, ss3 wait
HW SS2 coh accum clip	SW clear SS2 coh accum clip	

Fig. 88


- SS2: FIFO1 chan initiation overflow detect
  - shut down SS2 (ss2OnSS2 = 0) and SS3 (ss3OnSS2 = 0)
  - set fifo1Overflow semaphore and interrupt (if enabled)
- SS3: FIFO2 errors - none identified that would cause termination
- SS3: NCS timeout - occurs when ncsCount reaches greater than ncsCountMod
  - if ncsStopNormalEn == 1 then shut down SS2 (ss2OnSS3 = 0) and SS3 (ss3OnSS3 = 0)
  - set ncsComplete semaphore and interrupt (if enabled)
  - bit sync mode : allow all T1 offsets to complete before terminating channel or setting semaphore
  - odd/even/multiFreq: allow all runs to complete before terminating channel or setting semaphore
- SS3: NCS overflow prevention or autoscale termination event, very strong signal detect
  - ncs overflow occurs if all autoscale bits are used up and another scale would be required on next pass
  - autoscale termination event occurs if ncs autoscale adjust detected on current PDI and ( ncsCount < ncsASStop[currentAS] )
  - stop NCS accumulations
    - if ncsStopEarlyEn == 1 then:
      - 1) shut down SS2 (ss2OnSS3 = 0) and SS3 (ss3OnSS3 = 0)
      - 2) set ncsComplete semaphore and interrupt (if enabled)
    - otherwise disable ncs accumulation and peak generation for ncs duration and then start up again
  - set ncsComplete semaphore and interrupt (if enabled)
  - bit sync mode : allow all T1 offsets to complete before terminating channel or setting semaphore
  - odd/even/multiFreq: allow all runs to complete before terminating channel or setting semaphore
- SS3: SW command asynchronous ncsShutOff
  - allows SW clean way to turn off channel
  - commanded by semaphore
  - SS3 complete current context and upon channel shut down it resets ss2OnSS3 and ss3OnSS3
    - this allows cleaning out from shared FIFO2 of any data generated by the channel


F161.89



F16.90







F161.92




Fig. 93





Figure 94

2000



2100 ↗

Figure 95




Figure 96




FIG.

97




FIG. 98






FIG.

99.






FIG. 100

**Figure 101**

**Figure 102**




FIG. 103





FIG. 104.






FIG. 106






FIG. 107




FIG. 108A

108-400




FIG. 108B




FIG. 108C




FIGURE 109




FIGURE 110




FIG. 111




FIG. 112






FIG. 113




FIG. 114





FIG. 115







FIG. 117







FIG. 118b



CA CAPTURE BLOCK

FIG. 19






FIG. 120